An Energy Saving Set Associative Cache Algorithm with Improved Performance
نویسنده
چکیده
Enabling one way in set associative cache during operation is proposed in literature. However, this architecture degrades the average memory access time. This paper proposes an algorithm to map to certain way in set associative cache improving the performance. The address is mapped to certain way by certain transformations involving XOR'ing and shifting and bit selection. The line is accessed or placed/replaced in the mapped way. One way is enabled during this operation. A mathematical model is developed for the proposed model. Conditions for energy saving and performance improvement are derived. Simulations with SPEC2K benchmarks are performed. Energy improvement of 38% with performance improvement of 20% is observed for the chosen parameters.
منابع مشابه
An Energy Efficient Set Associative Cache Algorithm
Set associative caches have fixed ways. Entire cache is enabled during cache operation. This paper proposes cache architecture mapping cache line to fixed cache way of mapped set. The address is mapped to set as in conventional set associative cache. The tag value of the mapped line is divided into blocks of size of number of cache ways. The average of maximum and minimum frequency of this divi...
متن کاملReduction in Cache Memory Power Consumption based on Replacement Quantity
Today power consumption is considered to be one of the important issues. Therefore, its reduction plays a considerable role in developing systems. Previous studies have shown that approximately 50% of total power consumption is used in cache memories. There is a direct relationship between power consumption and replacement quantity made in cache. The less the number of replacements is, the less...
متن کاملReduction in Cache Memory Power Consumption based on Replacement Quantity
Today power consumption is considered to be one of the important issues. Therefore, its reduction plays a considerable role in developing systems. Previous studies have shown that approximately 50% of total power consumption is used in cache memories. There is a direct relationship between power consumption and replacement quantity made in cache. The less the number of replacements is, the less...
متن کاملA Review of STT-RAM, SRAM, and eDRAM and Methods of Optimization for Computer Architecture
The following Capstone Report seeks to outline difference in cache designs but more thoroughly into the computer architecture of STT-RAM, SRAM, eDRAM. It begins by outlining the use of cache followed by the different protocols for implementation including: direct mapping, fully associative, and set associative configurations. An area of interest in this study is implementing STT-RAM over SRAM b...
متن کاملPerformance and Power Evaluation of an Intelligently Adaptive Data Cache
We describe the analysis of an on-line pattern-recognition algorithm to dynamically control the configuration of the L1 data cache of a high-performance processor. The microarchitecture achieves higher performance and energy saving due to the accommodation of operating frequency, capacity, set-associativity, line size, hit latency, energy per access, and chip area to program workload and ILP. W...
متن کامل